IBERCHIP Workshop 2021 goes VIRTUAL
The 27th edition was planned to take place in Arequipa, Peru.
However, in the face of the complicated situation posed by COVID19, IBERCHIP Workshop 2021 will be a fully virtual edition.
The Organizing Committee is working to make it a superb virtual event, with real-time interactions.
Papers should be presented following the IEEE Proceedings format: MSWord or Latex.
Arequipa, Perú
February 21-25, 2021
The IBERCHIP Workshop provides an annual forum to academic and industrial researchers from Iberoamerican countries in which to exchange experiences, share knowledge, and establish relations to foster the development of activities related to the field of microelectronics. Special emphasis is put on the improvement of education and training and in the promotion of joint cooperative projects.
PUCP, Perú
PUCP, Perú
UCPel, Brazil
Sesion N°1: 23rd Feb | |||
---|---|---|---|
Peruvian time: GMT -5 | Paper Number | Author | Title |
12:00 - 12:15 | 169 | Duarte Oliveira, Gabriel Duarte and Gracieth Batista | Synthesis of High-Performance Synchronous Controllers Operating on Both-Levels of the Clock Using Transparent Latches |
12:15 - 12:30 | 167 | Duarte Oliveira, Nicolly Cardoso, Gracieth Batista and Gabriel Duarte | Interfacing Synchronous Modules for Multi-Clock Synchronous Digital Systems Implemented in FPGA |
12:30 - 12:45 | 175 | Nicolas Cobo-Yepes, Rogelio Palomera-Garcia, Gladys O. Ducoudray-Acevedo and Guillermo Serrano | Hybrid PMOS CCDD Rectifier as a Passive Technique to Improve the VCE Over a Wider Input Power Range Oriented to RF Energy Harvesting Systems |
12:45 - 13:00 | 162 | Samuel Oliveira, Guilherme Lima, André Bezerra, Márcio Kreutz and Bruno Carvalho | Performance Comparison and Evaluation of Hybrid Wired-Wireless Networks-on-Chip |
13:00 - 13:15 | 177 | Magno Maia and Lucas Severo | Development of a Framework to Automate the Building and Managing Processes of Wireless Mesh Networks in IoT Enviroments |
13:15 - 13:30 | 171 | Tadeu Marchese and Fernando Moraes | Interfaces de Rede para Comunicação com Periféricos em MPSoCs |
13:30 - 13:45 | 174 | Raphael B. M. Oliveira and Otávio A. Lima Jr. | Mineração de dependências entre pacotes de traços de simulação de Redes Intra-Chip |
Sesion N°2: 24th Feb | |||
---|---|---|---|
Peruvian time: GMT -5 | Paper Number | Author | Title |
12:00 - 12:15 | 159 | Guilherme Safar Ferreira, Pablo Nunes Agra Belmonte and Davies William de Lima Monteiro | Circuitos Integrados Dedicados para Pixel Ricochete Visando Receptores Ópticos com Alto Alcance Dinâmico |
12:15 - 12:30 | 168 | Duarte Oliveira, Gabriel Duarte, Gracieth Batista and Nicolly Cardoso | Synthesis of Speed-Independent Circuits From Generalizations of the Extended Burst-Mode Specification |
12:30 - 12:45 | 173 | Duarte Oliveira, Gabriel Duarte and Gracieth Batista | An Asynchronous Pseudo-Random Number Generator: Robust at DSM-CMOS Technology |
12:45 - 13:00 | 176 | Elisio Breno Garcia Cardoso, Adelino Afonso Fernandes Avelino, Monica Magalhães Pereira and Marcio Eduardo Kreutz | Redes em Chip Irregulares para Tolerância a Falhas e Atendimento de Tempo Real |
13:00 - 13:15 | 166 | Paulo Rocha, Fávero Santos, Andre Mariano and Bernardo Leite | An 130 nm CMOS Cascode PA with Linearity and Efficiency Enhancement based on Body Effect |
13:15 - 13:30 | 157 | Igor Meirelles Martins, Fabián Olivera and Antonio Petraglia | A Computer-Aided Approach for Low-Power LDO Regulator Design |
13:30 - 13:45 | 138 | Jose Ramirez, Carolina C. P. Nunes, Ricardo T. Yoshioka, Matheus Dias and Claudemir Coral | Numerical model and Experimental analysis of deformation in thermosonic bump-stitch bonding |
Session N°3: 25th Feb | |||
---|---|---|---|
Peruvian time: GMT -5 | Paper Number | Author | Title |
12:00 - 12:15 | 178 | Duarte Oliveira, Nicolly Cardoso, Marcelo Pinho and Gracieth Batista | A Low-Power Synchronous Pipeline Architecture with Clock Gating Controller |
12:15 - 12:30 | 160 | Rafael N. M. Oliveira, Cristina Meinhardt, Fábio G. R. G. da Silva and Ricardo Reis | Avaliação da Susceptibilidade de SET para um Mirror Adder em 7nm FinFET |
12:30 - 12:45 | 179 | Elias de Almeida Ramos, Vitor Hugo F. Maciel, Germano Girondi and Ricardo Augusto da Luz Reis | Geração Automática do Leiaute de Células em FDSOI |
12:45 - 13:00 | 181 | Giovana Ceolin and Lucas Compassi Severo | A 0.4-V 100-µW Fully-Integrated LNA for 1.8-GHz RF Receivers |
13:00 - 13:15 | 165 | Carlos J. Santin and Gordana Jovanovic Dolecek | Exploring Performance of a Spread Spectrum-Based Audio Watermarking System Using Different Channel Codifications |
- English is the official language of the workshop and the preferred choice for preparing manuscripts. However,
submissions in either Spanish or Portuguese are also welcomed.
- Use IEEE manuscript templates for conference proceedings available at
IEEE Templates to meet
the following formatting requirements:
Please, submit your paper (PDF) using the Easy Chair System. Email submission will not be accepted.
Conference contacts
LASCAS 2021 registration site is now open!